Mitigating Clock Line Interference: Improving SNR by over 40 dB
Introduction In this Short and Sweet article, we showcase the ability of Signal Chain Explorer (SCE) to model electric field interference (EFI) in a circuit. We use a simple signal chain composed of a sensor, amplifier, and A/D converter. To simulate EFI, we … Continue reading →